

# Thermotest

---


Thermal test vehicle solutions by Nanotest



@ 2023 Nanotest, All rights reserved

TTV | Thermal Test Vehicle


- » Thermal Test Vehicle (TTV) is a Thermal Twin of a package (e.g., CPU, GPU or NPU) to investigate thermal characteristics of these packages
- » Simulation of **hot spots and power density variation** and their impact on the package
- » Investigation of **Thermal Interface Materials** (TIM1, TIM1.5 and TIM2) under real applications
- » Development and investigation of **advance cooling solution** (Air cooling, liquid cooling, injection cooling etc.)
- » **Reliability** investigation of packages
- » Development and optimization of **assembly process**




Source: HUAWEI



Source: INTEL




Source: AMD



Source: Nvidia


Nvidia's Grace CPU Superchip



Source: Apple


Apple's M1

## State of Art




- Using Si or glass Interposer :
  - ++ Great CTE match between chip and interposer
  - ++ Low die warpage
  - Low signal density
  - High cost



## Beyond State of Art



- Using organic Interposer:
  - CTE mismatch between chip and FR4 substrate
  - High die warpage → High stress on bumps
  - ++ High signal density
  - ++ Low cost



- Using Chiplet:
  - ++ Low warpage → low stress on bumps
  - ++ Large die possible
  - Challenging cooling





- 1) Thermal test chip, which should have **temperature sensors** distributed across its surface and **heaters** allowing designing of hotspots and different heater zones
- 2) Substrates (Interposer and mother board)


# Wafer




Thermal Test Chip Wafers by Nanotest



Resistive Bump Monitoring



- » 2.4 × 2.4 mm<sup>2</sup> unit cells
- » 8" wafer / > 4000 cells
- » 500 µm undoped silicon
- » Flip-chip assembly
- » 50 × 50 mm<sup>2</sup> max. die size\*
- » Backside metallized
  - » Option 1: NiV 300 nm | Pt 100 nm | Au 200 nm
  - » Option 2: Ti 100 nm | NiV 300 nm | Au 200 nm
  - » Option 3: pure silicon
- » Power density: up to 10 W/mm<sup>2</sup>
- » RTD Sensitivity 10 Ω/K



- » **Example**
- » 9.9 x 9.9mm<sup>2</sup> heating grid
- » 7Ω resistance
- » 10W/mm<sup>2</sup> => P=980W (11.8A/82.6V)
- » Sensor location customizable

\*very risky and advanced technology

# Custom TTV Design and Manufacturing

---

Substrate, heat spreader, test board




## Design the TTV you need. No Compromise

We support our customers to verify their prospective package, TIMs and cooling solutions by offering TTV solution

### We offer:

- » Thermal test chips wafer
- » Concept and feasibility
- » Interposer and test board
- » Assembly and quality assessment
- » Measurement hardware
- » Measurement and control software
- » Calibration and test



Thermal test  
chip wafer

Chip  
configuration

Substrate  
design






Substrate  
manufacturing

Chip and Board  
assembly


Quality control  
and test

Measurement  
hardware


Measurement  
Software








## Single Chip




- 100 cells
- 625 mm<sup>2</sup>
- 7 power zones
- 16 RTD sensing
- 4 bump monitoring



- 64 cells
- 400 mm<sup>2</sup>
- 9 power zones
- 15 RTD sensing
- 3 bump monitoring

## Chiplet



- 37 cells
- 1x 156,25 mm<sup>2</sup>
- 2x 37,5 mm<sup>2</sup>
- 3 power zones
- 9 RTD sensing
- 5 bump monitoring

- 52 cells
- 1x 250 mm<sup>2</sup>
- 3x 25 mm<sup>2</sup>
- 6 power zones
- 14 RTD sensing
- 4 bump monitoring

## Customer specifications


- Numbers of sensors and heater zone
- Substrate size
- Substrate thickness
- Number of layers and stack-up
- Interfaces

## Technology limits


- Number of layers
- Vias technologies (through hole, blind vias, buried vias, micro vias)
- Line / space ratio
- Substrate material, copper thickness, substrate thickness

## Design guidelines

- Voltage, current limitation
- Routing density
- EMC
- Copper distribution
- Stack-up Symmetry




Optimized substrate




## Requirements

- » Material (FR4, High TG, Low CTE)
- » Dimensions (up to 100x100 mm<sup>2</sup>)
- » Stack Up
  - › Thickness (1.0 mm – 2.5 mm)
  - › Number of layers (up to 16, 18, 20)
- » Technology processes
  - › Smallest structures (>100µm)
  - › Copper thickness (18µm – 35µm)
  - › Blind via, stacked via, buried via, via in pad
  - › Filled and plugged (VII Filled and Capped-IPC 4761)
- » Copper distribution


## » Thermal Test Vehicle



TTV Package with connectors\*




TTV Package with stiffener ring and BGA assembled on ETB\*



TTV Package with LID + TIM material and BGA assembled on ETB\*

## » Testdemonstrator



### » TTV Software for User Interface






- › power dissipation control
- › temperature visualization

### » Hardware Development/Implementation

- › MUX for sensor multiplexing
- › Power Supply
- › DAQ system






- » Design according to customer specification
- » Material: metal, alloy, coating, surface finish
- » Geometry: size, TIM thickness
- » Features: temperature sensors, cavities





- » Electronic test board concept according to customer specification
  - › TTV connection technology
    - › BGA, LGA, PGA, SMT
  - › Temperature measurement concept
    - › I/O routing, probe current supply, MUX, interfaces
  - › Heater supply routing
  - › Mechanical design
    - › Heat sink attachment, substrate fixation



# Assembly



TTV, heat spreader, test board



Wafer microscope  
Olympus MX 63

Incoming inspection



Screen printer  
DEK Galaxy

Solder application by  
stencil printing



Wafer microscope  
Olympus MX 63

Optical inspection



Datacon 2200 evo <sup>advanced</sup>

Chip Assembling



GE nanome|x 180

X-ray Inspection  
control of placement  
quality




Rehm Vision XS nitro 2100

Reflow




GE nanome|x 180


X-ray Inspection  
control of placement  
quality







Initial state





After printing application



After chip placement




After soldering



In cooperation with







Infotech System FC1200

Underfill



SONOSCAN GEN 6

CSAM inspection






Wide Area 3D Measurement System VR 5200

Optical inspection  
Warpage



SPEA flying probe Tester 4040

Final electrical Test





After underfill

In cooperation with  
**Fraunhofer**  
IZM

# Calibration and test

---

- » Memmert universal oven UFE 500 (with forced air circulation)
- » Resistance vs. temperature characteristics acquisition
  - › 100 - 1000  $\mu\text{A}$  probe current
  - › 4-wire termination
  - › I/V measurement for resistance determination
- » Optional: TTV-specific multiplexers for process acceleration









## » Aging and stress tests

- › Temperature cycling
- › Thermal shocks
- › Power cycling
- › Climate chamber

## » Measurement and analysis

- › On-chip temperature measurement
- › Thermographic hot spot detection
- › Thermal imaging-based failure analysis
- › Steady-state temperature profiling
- › Transient thermal analysis




# Available TTVs and tools



## General purpose compact TTV

- » Based on the NT20-3k-FC
- » Chip dimension:  $10 \times 10$  matrix |  $24.9 \times 24.9 \times 0.5 \text{ mm}^3$
- » Substrate dimension:  $60 \times 60 \times 1.56 \text{ mm}^3$
- » Package dimension:  $60 \times 60 \times 2.24 \text{ mm}^3$
- » Assembly technology: Flip chip and underfill
- » Chip BSM: NiV 300 nm | Pt 100 nm | Au 100 nm
- » 16 Temperature sensors ( $3.3 \text{ k}\Omega$  with  $10.0 \text{ }\Omega/\text{K}$  sensitivity)
- » 4 Independent heater zones ( $7 \text{ }\Omega$  each,  $3.2 \text{ W}/\text{mm}^2$ )
- » Total package power: 2000 W



- 




A close-up photograph of a mechanical assembly. A green component, possibly a sensor or actuator, is mounted on a metal plate. The plate has two small holes. The background is dark and out of focus.

Figure 1: Dimensions and layout of the chip. The top view shows a 25.0 mm wide chip with a 9.8 mm high central area. Five temperature sensor positions (T1-T5) are marked, with T3 at the center and T1-T5 at the corners of a 3.3 mm square. The side view shows a 2.38 mm high chip with a 1.9 mm high central area. The bottom view shows a 5x5 grid of 25 circular pads numbered 00 to 14, with a central 3x3 area shaded green and labeled 'heater area coverage'.





- » TTV Stand-Alone Controller v3
- » Hardware-software combination
- » Designed for NT16-TTV5
- » Features:
  - › Heater control (automatic / manual)
  - › Temperature monitoring
  - › Logging
- » Built for NT16-TTV5
  - › Foundation for customization
  - › Adaptable to any small-scale TTV





**NANOTEST**  
*simply measured*



Thank you

**nanotest.eu**

**Berliner Nanotest und Design GmbH**

Volmerstr. 9 B, 12489 Berlin, Germany

info@nanotest.eu

+49 30 6392 3880